

A NOVEL LOW POWER AND NOISE TOLERANT TSPC FLIPFLOP DESIGN TECHNIQUE FOR BIOMEDICAL APPLICATION

R.Sangeetha¹, R.Ruba², G.Vasanthi³ & T.Asborn⁴

^{1,2,3} UG Students, Department of Electronics and Communication Engineering

⁴ Assistant Professor, Department of Electronics and Communication Engineering
Loyola Institute of Technology, Chennai.

Received: February 03, 2019

Accepted: March 04, 2019

ABSTRACT: CMOS based devices are highly recommended for low static power consumption and noise immunity. CMOS technology is used in various analog circuits like comparators, Amplifiers, Digital to Analog, Analog to Digital Converters, Phase Locked Loop(PLL) and many others. Here, in this paper we have studied various CMOS based PLL Circuits using different technologies like True Single phase Clock(TSPC), Injection Locked frequency Divider(ILFD) etc. to achieve low power consumption. A preset-able true single section clocked (TSPC) D flip-flop shows various glitches (noise) at the output thanks to unneeded toggling at the intermediate nodes. Preset- ready changed TSPC (MTSPC) D flip- flop have been projected as another resolution to alleviate this downside. However, the MTSPC D flip-flop needs one additional PMOS to suspend toggling of the intermediate nodes. during this work, we tend to designed a 2/3prescaler counter by modified D flip flop.

Key Words: D flip-flop, TSPC D flip-flop, modified TSPC D flip- flop.

I. INTRODUCTION

One of the foremost vital classes of logic family that is needed for style any sorts of physical science system is consecutive logic circuits. D flip- flops (DFF) area unit the foremost vital basic building blocks of any digital terribly giant scale integrated circuits (VLSI).The performance of DFFs directly have an effect on the overall performance of the digital circuits. In order to get higher performances of the circuits, researchers have developed differing kinds of DFFs [5-11]. These structures may be divided into static and dynamic classes, but dynamic DFFs has higher performance in terms of power delay product (PDP). D flip- flops finds application in low power Phase locked loop (PLL) in numerous blocks of Multichannel PLL for tomograph [12]. Static D flip-flop is extremely slow once it should be employed in a megacycle frequency vary [1], therefore to avoid that, a TSPC D flip-flop in [13] is selected .but there area unit various glitches within the intermediate nodes, due to that the general performance of the circuit gets degraded.

In this paper we have a tendency to projected a changed positive edge triggered TSPC D flip-flop (MTSPC DFF) that is some extended version of positive edge triggered TSPC D flip-flop. The changed TSPC DFF suspends the Toggling of the intermediate glitches of nodes. As a result, the overall performance of the circuit is improved

EXISTING SYSTEM

The performance of DFFs directly affects the general performance of the digital circuits. so as to get higher performances of the circuits, researchers have developed differing kinds of DFFs. These structures may be divided into static and dynamic classes, but dynamic DFFs has higher performance in terms of power delay product (PDP). D flip-flops finds application in low power analog to digital device (ADC) in numerous blocks of Multichannel ADC for tomograph. Static D flip-flop is extremely slow once it's to be employed in a megacycle frequency vary, therefore to avoid that, a TSPC D flip-flop is chosen. but there area unit various glitches within the intermediate nodes, because of that the general performance of the circuit gets degraded.

II. PROPOSEDSYSTEM

In this section the prevailing positive edge triggered TSPC DFF and also the projected positive edge triggered MTSPC DFF area unit given. The projected MTSPC DFF isn't solely consumed low power however additionally it's the next most frequency of oscillation and PDP compared to TSPC DFF, as we are going to discuss shortly.

A. Operation of the existing TSPC DFF

In the existing positive edge triggered TSPC D Flip-Flop within the Fig. 1, once the clock signal Clk is LOW, the input is isolated from the output Qb, since the node B pre- charged to HIGH, and Qb maintains its older

price. once Clk is HIGH, node B won't be affected. thus once Clk is stable at either HIGH or LOW, the input is isolated from the output. once Clk makes a LOW-to- HIGH transition, the alphabetic character b can latch the complement of the input and Q can pass the input to the output. once the predetermined input (RESET) is LOW the predetermined PMOS can get on and Qb maintains its price HIGH as long as RESET is LOW.




Fig 1: Positive edge triggered TSPC D Flip-flop




Fig 2: Simulation result of TSPC D Flip-flop

B. Operation of the proposed MTSPC DFF

Analysis of the behavior of node B reveals that for the times, once there is a path to ground, node B can continuously pre- charged to HIGH once clock (Clk) is LOW and can come back back to LOW once Clk is HIGH. So, whenever the input D is at a stable LOW for an extended time with relation to Clk, node B experiences continuous toggling. Such inessential behavior not solely accounts for big power consumption however is additionally a supply of noise on the output node, Q, caused by inaccurate glitches caused anytime Clk makes a LOW-to-HIGH transition. to resolve this downside, the projected MTSPC DFF design reveals that whenever the trail to ground is ON, pre- charging node B ought to be suspended to stop toggling. a straightforward technique that works here is to feature a PMOS semiconductor device that prevents the pre-charging section to occur while not moving the whole operation of the flip-flop.




Fig 3: Positive edge triggered MTSPC D Flip-flop




Fig 4: Simulation result of MTSPC D Flip-flop




Fig 5: Prescaler diagram




Fig 6: Prescaler layout

Performance Parameters	TSPC DFF	Modified TSPC DFF
Input clock frequency	1 GHz	1 GHz
Average Clock-to-Q delay	118.27 ps	91.99 ps
Setup time(tsetup)	70.13 ps	64.14 ps

Hold time(thold)	≈ 0	≈ 0
Average power consumption	465mW	411mW

Table 1: Comparison of existing and proposed system

III. CONCLUSION

In this work, a brand new preset-able changed true single section clocked (MTSPC) D flip-flop is projected. The technique utilizes a clocked dynamic logic. The projected methodology may be ran down to one gigahertz clock frequency, not like a TSPC D flip-flop based mostly preset-able 7-bit grey code counter which may be used up to five hundred megacycle clock frequency. The preset-able TSPC D flip-flop has a lot of noise at the output, this noise not solely have an effect on the output however additionally consumed terribly giant power. The projected preset-able MTSPC D flip-flop has terribly less noise at the output and consequently the power consumption is additionally terribly low. The projected preset-able MTSPC D flip-flop will be use quick, low power physical science world. By suspending the inessential toggling within the intermediate nodes of D flip-flop by adding one additional PMOS (as mentioned in MTSPC D FF).

ACKNOWLEDGMENT

I would like to thanks all the teaching and non teaching staff of Loyola Institute ofTechnology,Palanchur.

REFERENCES

1. J. M. Rabaey, A. Chandrakasan, B. Nikolic, "Digital Integrated Circuits", 2nd edition, Prentice Hall, 2002.
2. A. Morgenstein, A. Fish, I. A. Wagner, "Gate-Diffusion Input (GDI) –A power efficient method for digital combinatorial circuits," IEEE transactions on very large scale integrated circuits (VLSI) systems, vol.10, no.5, October 2002.
3. A. Morgenstein, A. Fish, I. A. Wagner, "Gate-Diffusion Input (GDI)–A technique for low-power design of digital circuits and characterization," IEEE ISCAS'02, pp. 477-480. 2002.
4. O. Sarbishei, "A High-Performance Full-Swing CMOS Inverter Using Bulk-Driven DTMOS Transistors", IEEE proceeding of the international conference for upcoming engineers, ICUE, May. 2006 Page(s): 3-4-1 to 3-4-4.
5. A. Morgenshtein, A. Fish, I. A. Wagner, "Anefficient implementation of D-Flip-Flop using the GDI technique", International Symposium on Circuits and Systems, 2004, ISCAS'04, volume 2, 23-26 May 2004 Vol2 Page(s): II – 673-6.
6. Umingko; Balsara, P.T. "High-performance energy efficient flipflop circuits" IEEE Transaction on Very Large Scale Integration (VLSI) systems, Volume 8, Issue 1, Feb. 2000 Page(s): 94 – 98
7. S. H. Yang, C.H. Lee, K. R. Cho, "A CMOS dual-modulus prescaler based on a new charge sharing free d flip-flop", 14 annual IEEE international ASIC/SOC conference, Page(s): 276-280, Sept 2001.
8. H. Partovi, R. Burd, U. Salim, F. Weber, L. DiGregorio, and D. Draper, "Flow-through latch and edge-triggered flip-flop hybrid elements," ISSCC Dig. Tech. Papers, pp. 138-139, February 1996.
9. J. Yuan and C. Svensson, "New single-clock CMOS latches and flipflops with improved speed and power savings," IEEE J. Solid-State Circuits, vol. 32, January 1997.
10. V. Stojanovic and V.G. Oklobdzija, "Comparative Analysis of Master– Slave Latches and Flip-Flops for High-Performance and Low-Power Systems", IEEE J. Solid-State Circuits, vol. 34, no. 4, April 1999.
11. Cheng X.; Duane, R.; "0.6 V D flip-flop utilising negative differential resistance device" Electronic Letters Volume 42, Issue 7, 30 March 2006 Page(s): 388-390.
12. Wu Gao, Deyuan Gao, Christine Hu-Guo, Tingcun Wei, and Yann Hu, "Design and Characteristics of an Integrated Multichannel Ramp ADC Using Digital DLL Techniques for Small Animal PET Imaging" IEEE transactions on nuclear science, vol. 58, no. 5, October 2011.
13. Jiren Yuan and Christer Svensson, "High-Speed CMOS Circuit Technique" IEEE journal of solid-state circuits, vol. 24, no. 1, February 1989.
14. Wu Gao, Deyuan Gao, Christine Hu-Guo, and Yann Hu, "Design of a 12-Bit 2.5 MS/s Integrated Multi-Channel Single-Ramp Analog-to-Digital Converter for Imaging Detector Systems" IEEE transactions on instrumentation and measurement, vol. 60, no. 6, June 2011.
15. Warner, Richard, "Gray counter without feedback" WIPO Patent WO/1990/001832, Feb. 22, 1990.
16. Yuan, and Svensson, "High speed CMOS circuit technique" IEEE J. Solid-State Circuit, 1989, Vol. 24, (1), pp. 62-70.
17. Sung-Hyun Yang, Younggapyou, Kyoung-Rok Cho, "A new dynamic D-Flip-Flop Aiming at Glitch and Charge sharing free" IEICE trans. electron, vol. e86-c, no. 3 March 2003.
18. B. Razavi, "Design of Analog CMOS Integrated Circuits" McGraw- Hill International Edition 2001, Electrical Engineering Series.
19. P.E. Allen, D.R. Holberg, "CMOS Analog Circuit Design" New York, Oxford University Press, 1987.
20. Neil H.E. Weste, D.M. Harris, "CMOS VLSI Design (A circuits and systems perspective)" Pearson, 4th Edition 2009.